2 D.Diya

•		[₽] ~ =
Form PTO-1449	APPLICANT: Magdy S. Abadir et al.	
LIST OF PATENTS AND PUBLICATIONS		78.1
FOR INFORMATION	ATTY. DOCKET #: SC11403TS	APPL. #: Unknown
DISCLOSURE STATEMENT		
(Use Several Sheets if Necessary)	FILING DATE: Concurrently Herewith	GROUP: Unknown

US	PATENT	DOCLIN	MENTS.

EXAMINER INITIAL		DOCUMENT NUMBER	ISSUE DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
	4A	5,659,486	8/19/97	Tamiya	395	200.75	8/8/96
	AΒ	5,648,909	7/15/97	Biro et al.	364	488	6/12/95
A	AC						
A	AD						
A	4E						
Α	٩F						
A	4G						
A	AΗ						
A	ΑI						
A	AJ						
A	٩K						

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE (#43)	COUNTRY	CLASS	SUBCLASS
	AL					
	AM					
	AN	<u></u>				
	AO					
	AP					

OTHER INFORMATION (Including Author, Title, Date, Pertinent Pages, Etc.) Ringe et al., "Path Verification Using Boolean Satisfiability," Design, Automation and Test in Europe Conference & Exhibition, 2 pgs. (2000). Liu et al., "Transistor Level Synthesis for Static CMOS Combinational Circuits," Ninth Great Lakes Symposium on VLSI Proceedings, 4 pgs. (1999). Raimi et al., "Detecting False Timing Paths: Experiments on PowerPCTM Microprocessors," 36th -Design Automation Conference Proceedings, pp. 737-741 (1999). Lee et al., "Critical Path Identifiction and Delay Tests of Dynamic Circuits," IEEE, pp. 421-430 (1999), ITC International Test Conference. Sivaraman et al., "Timing Analysis Based on Primitive Path Delay Fault Identification," IEEE, pp. 182-189 (1997), International Conference on Computer Aided Design. Ashar et al., "Functional Timing Analysis Using ATPG," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 14, No. 8, pp. 1025-1030 (Aug. 1995). ΑW ΑX DATE CONSIDERED EXAMINER

EXAMINER Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

lica cavara	l shoet	s if necessary)		SC11403TS Magdy S. Aba	dir et al				4
		o	, ,	FILING DATE	GROU	algorit.			1
٠				2/13/2001	Unknow	/n			
				U.S. PATENT DOCUMEN	TS		•]
XAMINER		DOCUMENT	DATE	NAME	CLASS	i	FILING	DATE	
INITIAL		NUMBER		·		CLASS	IF APPR	OPRIATE	
PE	788A								1 1
),	3				 			玉	震 5
 	سBBس/							<u> </u>	رم دن ا
MAR 2 0 4	BG/	•							10
TENT & TRACT	WE THE	·							KIN 30 LUNER 2500
Q 1111	BE								7255
	BF							·	96
	BG								1
	ВН							•	_
	BI								-
	ВЈ					-			1
	BK								
									-
				FOREIGN PATENT DOCU	IMENTS]
		DOCUMENT NUMBER	DATE	FOREIGN PATENT DOCU COUNTRY	CLASS	SUB CLASS		LATION NO	
(\$\dag{k})	BL	1	DATE						
16A	BL BM	1	DATE						- - - - - -
16,3		1	DATE						
10.5	ВМ	1	DATE						
	BM BN	1	DATE	COUNTRY					
	BM BN BO	1		COUNTRY OTHER INFORMATION	CLASS	CLASS			
	BM BN BO BP	NUMBER	(Including)	COUNTRY OTHER INFORMATION Author, Title, Date, Pertinent F	CLASS Pages, Etc	CLASS			
	BM BN BO BP	Alfred L. Crouch, D	(Including a	COUNTRY OTHER INFORMATION Author, Title, Date, Pertinent F Digital IC's and Embedded Co	CLASS Pages, Etc	CLASS			
	BM BN BO BP	NUMBER	(Including a	COUNTRY OTHER INFORMATION Author, Title, Date, Pertinent F Digital IC's and Embedded Co	CLASS Pages, Etc	CLASS			
	BM BN BO BP	Alfred L. Crouch, D	(Including a	COUNTRY OTHER INFORMATION Author, Title, Date, Pertinent F Digital IC's and Embedded Co	CLASS Pages, Etc	CLASS			
	BM BN BO BP BR	Alfred L. Crouch, D	(Including a	COUNTRY OTHER INFORMATION Author, Title, Date, Pertinent F Digital IC's and Embedded Co	CLASS Pages, Etc	CLASS			
	BM BN BO BP	Alfred L. Crouch, D	(Including a	COUNTRY OTHER INFORMATION Author, Title, Date, Pertinent F Digital IC's and Embedded Co	CLASS Pages, Etc	CLASS			
EXAMINE	BM BN BO BP BR	Alfred L. Crouch, D	(Including a	COUNTRY OTHER INFORMATION Author, Title, Date, Pertinent F Digital IC's and Embedded Co	CLASS Pages, Etc	CLASS			

Include copy of this form with next communication to Applicant(s).

#3 D. Duja